Semiconductor device and fabricating method thereof

ABSTRACT

A semiconductor device includes an enhancement mode high electron mobility transistor (HEMT) with an active region and an isolation region. The HEMT includes a substrate, a group III-V body layer, a group III-V barrier layer, a group III-V gate structure and a group III-V patterned structure. The group III-V body layer and the group III-V barrier layer are disposed on the substrate. The group III-V gate structure is disposed on the group III-V barrier layer within the active region. The group III-V patterned structure is disposed on the group III-V barrier layer within the isolation region. The composition of the group III-V patterned structure is the same as the composition of the group III-V gate structure.

BACKGROUND OF THE INVENTION 1. Field of the Invention

The present disclosure relates to the field of high electron mobility transistors, and more particularly to an enhancement mode high electron mobility transistor.

2. Description of the Prior Art

In semiconductor technology, group III-V semiconductor compounds may be used to form various integrated circuit (IC) devices, such as high power field-effect transistors (FETs), high frequency transistors, or high electron mobility transistors (HEMTs). A HEMT is a field effect transistor having a two dimensional electron gas (2-DEG) layer close to a junction between two materials with different band gaps (i.e., a heterojunction). The 2-DEG layer is used as the transistor channel instead of a doped region, as is generally the case for metal oxide semiconductor field effect transistors (MOSFETs). Compared with MOSFETs, HEMTs have a number of attractive properties such as high electron mobility and the ability to transmit signals at high frequencies. In the processes for fabricating the conventional HEMTs, however, multiple photolithographic and etching processes are required to define the source/drain regions of the HEMTs and the isolation region between two adjacent HEMTs, which increases the complexity of the overall process. In addition, the isolation region between two adjacent HEMTs is often more recessed than the regions surrounding the isolation region, which also affects the flatness of the interconnection in the isolation region. Therefore, there is a need to improve the above drawbacks.

SUMMARY OF THE INVENTION

In view of this, it is necessary to provide an improved high electron mobility transistor without the drawbacks of conventional high electron mobility transistors.

According to one embodiment of the present disclosure, a semiconductor device is disclosed and includes an enhancement mode high electron mobility transistor (HEMT) with an active region and an isolation region. The HEMT includes a substrate, a group III-V body layer, a group III-V barrier layer, a group III-V gate structure and a group III-V patterned structure. The group III-V body layer and the group III-V barrier layer are disposed on the substrate. The group III-V gate structure is disposed on the group III-V barrier layer within the active region. The group III-V patterned structure is disposed on the group III-V barrier layer within the isolation region. The composition of the group III-V patterned structure is the same as the composition of the group III-V gate structure.

According to one embodiment of the present disclosure, a method 200 of fabricating a high electron mobility transistor including an active region and an isolation region is disclosed. The method includes the steps of: providing a substrate having a group III-V body layer, a group III-V barrier layer, and a group III-V gate layer thereon; and patterning the group III-V gate layer to form a group III-V gate structure in the active region and a group III-V patterned structure in the isolation region.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a top plan view of a semiconductor device in accordance with one embodiment of the present disclosure.

FIG. 2 is a cross-sectional view of a semiconductor device in accordance with one embodiment of the present disclosure.

FIG. 3 is a cross-sectional view of a stack of layers from which a semiconductor device would be fabricated, where a body layer, a barrier layer, a gate layer, and an etch mask layer are disposed on a substrate according to one embodiment of the present disclosure.

FIG. 4 is a cross-sectional view of a middle stage of fabricating a semiconductor device after an etch mask layer is patterned in accordance with one embodiment of the present disclosure.

FIG. 5 is a cross-sectional view of a middle stage of fabricating a semiconductor device after a group III-V gate layer is patterned in accordance with one embodiment of the present disclosure.

FIG. 6 is a cross-sectional view of a middle stage of fabricating a semiconductor device after a passivation layer is deposited in accordance with one embodiment of the present disclosure.

FIG. 7 is a cross-sectional view of a middle stage of fabricating a semiconductor device after a contact hole is formed in a passivation layer in accordance with one embodiment of the present disclosure.

FIG. 8 is a cross-sectional view of a middle stage of fabricating a semiconductor device after a conductive structure is formed in a contact hole in accordance with one embodiment of the present disclosure.

FIG. 9 is a flow chart of a method of fabricating a semiconductor device in accordance with one embodiment of the present disclosure.

FIG. 10 is a top plan view of an enhancement mode high electron mobility transistor in accordance with one embodiment of the present disclosure.

FIG. 11 is a top plan view of an enhancement mode high electron mobility transistor in accordance with one embodiment of the present disclosure.

DETAILED DESCRIPTION

The present disclosure may be understood by reference to the following detailed description, taken in conjunction with the drawings as described below. It is noted that, for purposes of illustrative clarity and being easily understood by the readers, various drawings of this disclosure show a portion of the device, and certain elements in various drawings may not be drawn to scale. In addition, the number and dimension of each device shown in drawings are only illustrative and are not intended to limit the scope of the present disclosure.

Certain terms are used throughout the following description to refer to particular components. One of ordinary skill in the art would understand that electronic equipment manufacturers may use different technical terms to describe the same component. The present disclosure does not intend to distinguish between the components that differ only in name but not function. In the following description and claims, the terms “include”, “comprise”, and “have” are used in an open-ended fashion and thus should be interpreted as the meaning of “include, but not limited to”.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting. The terms “comprises,” “comprising,” “includes” and/or “including” are inclusive and therefore specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

It is understood that, although the terms first, second, third, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms may be only used to distinguish one element, component, region, layer and/or section from another region, layer and/or section. Terms such as “first,” “second,” and other numerical terms when used herein do not imply a sequence or order unless clearly indicated by the context. Thus, a first element, component, region, layer and/or section discussed below could be termed a second element, component, region, layer and/or section without departing from the teachings of the embodiments.

When an element or layer is referred to as being “coupled to” or “connected to” another element or layer, it may be directly coupled or connected to the other element or layer, or intervening elements or layers may be presented. In contrast, when an element is referred to as being “directly coupled to” or “directly connected to” another element or layer, there are no intervening elements or layers presented.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Notwithstanding that the numerical ranges and parameters setting forth the broad scope of the disclosure are approximations, the numerical values set forth in the specific examples are reported as precisely as possible. Any numerical value, however, inherently contains certain errors necessarily resulting from the standard deviation found in the respective testing measurements. Also, as used herein, the term “about” generally means in 10%, 5%, 1%, or 0.5% of a given value or range. Alternatively, the term “about” means in an acceptable standard error of the mean when considered by one of ordinary skill in the art. Other than in the operating/working examples, or unless otherwise expressly specified, all of the numerical ranges, amounts, values and percentages such as those for quantities of materials, durations of times, temperatures, operating conditions, ratios of amounts, and the likes thereof disclosed herein should be understood as modified in all instances by the term “about.” Accordingly, unless indicated to the contrary, the numerical parameters set forth in the present disclosure and attached claims are approximations that may vary as desired. At the very least, each numerical parameter should at least be construed in light of the number of reported significant digits and by applying ordinary rounding techniques. Ranges may be expressed herein as from one endpoint to another endpoint or between two endpoints. All ranges disclosed herein are inclusive of the endpoints, unless specified otherwise.

It should be noted that the technical features in different embodiments described in the following may be replaced, recombined, or mixed with one another to constitute another embodiment without departing from the spirit of the present disclosure.

The present disclosure is directed to a group III-V high electron mobility transistor (HEMT) and method for fabricating the same. III-V HEMTs on silicon substrates are used as power switching transistors for voltage converter applications. Compared to silicon power transistors, III-V HEMTs feature low on-state resistances and low switching losses due to wide bandgap properties. In the present disclosure, a “group III-V semiconductor” refers to a compound semiconductor that includes at least one group III element and at least one group V element, where group III element may be boron (B), aluminum (Al), gallium (Ga) or indium (In), and group V element may be nitrogen (N), phosphorous (P), arsenic (As), or antimony (Sb). Furthermore, the group III-V semiconductor may refer to, but not limited to, gallium nitride (GaN), indium phosphide (InP), aluminum arsenide (AlAs), gallium arsenide (GaAs), aluminum gallium nitride (AlGaN), indium aluminum gallium nitride (InAlGaN), indium gallium nitride (InGaN) and the like. In a similar manner, a “III-nitride semiconductor” refers to a compound semiconductor that includes nitrogen and at least one group III element, such as, but not limited to, GaN, aluminum nitride (AlN), indium nitride (InN), AlGaN, InGaN, InAlGaN and the like.

FIG. 1 is a top plan view of a semiconductor device in accordance with one embodiment of the present disclosure. Referring to FIG. 1, a semiconductor device 10 may include several high electron mobility transistors, such as a first high electron mobility transistor (HEMT) 100-1 and a second high electron mobility transistor 100-2. Each of the high electron mobility transistors may have the same configuration, and thus each of the high electron mobility transistors may be regarded as a repeating unit in the semiconductor device 10. Taking the first high electron mobility transistor 100-1 as an example, it may include an active region 102A and an isolation region 102B. Source/drain regions 104 and 106 and gate region 108 may be disposed in active region 102A and thus may be used to transmit current and/or turn on or off the current. The isolation region 102B is disposed around the active region 102A and may be used to avoid unnecessary electrical coupling between the adjacent two active regions 102A. The isolation region 102B is also referred to as a separation region. In accordance with one embodiment of the present disclosure, the source/drain region 104 may be disposed at a center region of the active region 102A, such that the gate region 108 may surround the source/drain region 104 and the source/drain region 106 may surround the gate region 108. In addition, in order to reduce the contact resistance, low-resistance conductive electrodes, e.g., a source/drain electrode 110, a gate electrode 114, and a source/drain electrode 112, may be disposed on the surfaces of the source/drain region 104, the gate region 108, and the source/drain region 106, respectively. In accordance with one embodiment of the present disclosure, the gate electrode 114 may fully surround the source/drain region 104. However, the gate electrode 114 may be disposed on only one side or both sides of the source/drain region 104 according to another embodiment, but not limited thereto.

FIG. 2 is a cross-sectional view of a semiconductor device taken along a line A-A′ of FIG. 1 in accordance with one embodiment of the present disclosure. Referring to FIG. 1 and FIG. 2, the semiconductor device 10 includes at least a substrate 120, a group III-V body layer 124, a group III-V barrier layer 126, a group III-V gate structure 134-1, and a group III-V patterned structure 134-2. The group III-V body layer 124 and the group III-V barrier layer 126 are disposed on the substrate 120. The group III-V gate structure 134-1 and the group III-V patterned structure 134-2 are spaced apart from one another and disposed on the group III-V barrier layer 126. Thus, the group III-V gate structure 134-1 is disposed in the active region 102A, and the group III-V patterned structure 134-2 is disposed in the isolation region 102B. Besides, the bottom surface of the group III-V gate structure 134-1 may be aligned with the bottom surface of the group III-V patterned structure 134-2. Also, the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 may have the same composition, such as p-type GaN or P-type AlGaN, which may be different from the composition of the underlying group III-V barrier layer 126. In accordance with one embodiment of the present disclosure, the region not covered by the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 may correspond to the positions of the source/drain regions 104 and 106. Thus, a 2-DEG region 140 may be generated in the corresponding III-V body layer 124. In contrast, the region covered by the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 may correspond to the position of the gate region 108 or the isolation region 102B. Thus, a 2-DEG cutoff region 142 may be generated in the corresponding III-V body layer 124. Since the resistance of the 2-DEG cutoff region 142 is much larger than the resistance of the 2-DEG region 140, the 2-DEG cutoff region 142 may be regarded as an electrical isolation region. According to the present disclosure, by providing the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 on the group III-V barrier layer 126, the 2-DEG may be formed only in predetermined regions, such as only in the source/drain regions 104 and 106.

In addition, a passivation layer 138 may be further disposed on the group III-V barrier layer 126 in order to reduce surface defects on the surface of the group III-V barrier layer 126. In accordance with one embodiment of the present disclosure, the passivation layer 138 may cover the top surfaces and the sidewalls of the group III-V gate structure 134-1 and the group III-V patterned structure 134-2. Since the thicknesses of the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 are not greater than 150 nm, the passivation layer 138 in the active region 102A may have a flat top surface. In this way, the interconnections formed on the passivation layer 138 during the following processes may be continuously distributed on the passivation layer 138 without breakage.

The group III-V body layer 124 may include one or more layers of group III-V semiconductor composed of GaN, AlGaN, InGaN, or InAlGaN, but is not limited thereto. In addition, the group III-V body layer 124 may also be one or more layers of doped group III-V semiconductor, such as p-type III-V semiconductor. For the p-type group III-V semiconductor, the dopants of which may be C, Fe, Mg or Zn, but is not limited thereto. The group III-V barrier layer 126 may include one or more layers of group III-V semiconductor with the composition different from that of the group III-V semiconductor of the group III-V body layer 124. For example, the group III-V barrier layer 126 may include AlN, Al_(y)Ga_((1-y))N (0<y<1), or a combination thereof. In accordance with one embodiment, the group III-V body layer 124 may be an undoped GaN layer, and the group III-V barrier layer 126 may be an inherent n-type AlGaN layer. Since there is a bandgap discontinuity between the group III-V body layer 124 and the group III-V barrier layer 126, by stacking the group III-V body layer 124 and the group III-V barrier layer 126 on each other (and vice versa), a thin layer with high electron mobility, also called a two-dimensional electron gas, may be accumulated near the heterojunction between the group III-V body layer 124 and the group III-V barrier layer 126 due to the piezoelectric effect. The composition of the passivation layer 138 may include aluminum nitride, aluminum oxide or silicon nitride, but not limited thereto.

In accordance with one embodiment, an additional buffer layer 122 may be further disposed between the substrate 120 and the group III-V body layer 124. The purpose of the buffer layer 122 may be to reduce stress or lattice mismatch between the substrate 120 and the group III-V body layer 124. In addition, an additional etch stop layer 128, such as AlN, may be disposed between the group III-V barrier layer 126 and the group III-V gate structure 134-1 and the group III-V patterned structure 134-2. The etch stop layer 128 may be used to protect the group III-V barrier layer 126 from etching during the process of forming the group III-V gate structure 134-1 and the group III-V patterned structure 134-2.

In accordance with one embodiment of the present disclosure, an etch mask layer 130 may be further disposed between the group III-V barrier layer 126 and the passivation layer 138. During the etching process of forming the group III-V gate structure 134-1 and the group III-V patterned structure 134-2, the etch mask layer 130 may cover portions of the group III-V gate layer (not shown) in order to define the positions of the group III-V gate structure 134-1 and the group III-V patterned structure 134-2. The composition of the etch mask layer 130 may include silicon nitride or silicon oxide.

In accordance with one embodiment of the present disclosure, the source/drain electrodes 110 and 112 and the gate electrode 114 are all disposed in the active region 102A, and the bottom of the gate electrode 114 is disposed in the first recess 128A of a patterned etch mask layer 136. The source/drain electrodes 110 and 112 and the gate electrode 114 may be in direct contact with the group III-V barrier layer 126 such that the source/drain electrodes 110 and 112 and the gate electrode 114 are all electrically coupled to the corresponding group III-V barrier layer 126. By properly biasing the source/drain electrodes 110 and 112, current may flow into or out of the source/drain regions 104 and 106. In addition, by properly biasing the gate electrode 114, the conductance of the carrier channel may be adjusted so that current may be able to flow between the source/drain regions 104 and 106. The source/drain electrodes 110 and 112 and the gate electrode 114 may be single-layered or multi-layered structures, respectively, and the compositions thereof may include Al, Cu, W, Au, Pt, Ti, polysilicon, or other low resistance semiconductor, metal or alloy, but not limited thereto.

In order to enable one of ordinary skill in the art to implement the present disclosure, a method of fabricating a semiconductor device of the present disclosure is further described below.

FIG. 3 is a schematic cross-sectional view of a stack of layers from which a semiconductor device would be fabricated, where a body layer, a barrier layer, an etch mask layer are disposed on a substrate in accordance with one embodiment of the present disclosure. Referring to FIG. 3, the substrate 120 may be divided into the active regions 102A and the isolation region 102B disposed between the active regions 102A. The buffer layer 122, the group III-V body layer 124, the group III-V barrier layer 126, the etch stop layer 128, the group III-V gate layer 133, and the etch mask layer 135 may be stacked on the substrate 120 in sequence. The substrate 120 may be a bulk silicon substrate, a silicon carbide (SiC) substrate, a sapphire substrate, a silicon on insulator (SOI) substrate or a germanium on insulator (GOI) substrate, but is not limited thereto. The stacked layers on the substrate 120 may be formed through any suitable growth processes, such as molecular-beam epitaxy (MBE), metal-organic chemical vapor deposition (MOCVD), hydride vapor phase epitaxy (HVPE), atomic layer deposition (ALD) or other suitable growth processes. The buffer layer 122 may include a plurality of sub-semiconductor layers (i.e., multiple layers) and the overall resistance of the buffer layer 122 may be higher than the resistance of other layers on the substrate 120. Specifically, the ratio of some elements, such as metal element, of the buffer layer 122 may be changed gradually along a direction from the substrate 120 to the group III-V body layer 124. For example, for a case where the substrate 120 and the group III-V body layer 124 are a silicon substrate and a GaN layer, respectively, the buffer layer 122 may be graded aluminum gallium nitride (Al_(x)Ga_((1-x))N) where there is a continuous or stepwise decrease in the x ratio from 0.9 to 0.15 along the direction from the substrate 120 to the group III-V body layer 124. In another case, the buffer layer 122 may have a superlattice structure. The group III-V gate layer 133 disposed on the group III-V barrier layer 126 may include one or more layers of group III-V semiconductor composed of GaN, AlGaN, InGaN, or InAlGaN, but is not limited thereto. In addition, the group III-V gate layer 133 may also be one or more layers of doped group III-V semiconductor, such as p-type III-V semiconductor. For the p-type group III-V semiconductor, the dopants of which may be C, Fe, Mg or Zn, but not limited thereto. The group III-V gate layer 133 may be p-type GaN in accordance with one embodiment of the present disclosure.

FIG. 4 is a cross-sectional view of a semiconductor device after an etch mask layer is patterned in accordance with one embodiment of the present disclosure. After the process shown in FIG. 3, the etch mask layer 135 disposed on the group III-V gate layer 133 may be further patterned by appropriate lithographic and etching processes so as to form a patterned etch mask layer 136. Since portions of the group III-V gate layer 133 are not covered by the etch mask layer 136, at least portions of the group III-V gate layer 133 not covered by the etch mask layer 136 may be etched in the subsequent etching process to thereby pattern the group III-V gate layer 133.

FIG. 5 is a cross-sectional view of a semiconductor device after a group III-V gate layer is patterned according to an embodiment of the present disclosure. After the process shown in FIG. 4, a suitable etching process using the etch mask layer 136 as an etch mask may be carried out to etch the group III-V gate layer 133 not covered by the etch mask layer 136. As a result, the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 may be formed. Through the etching process, the group III-V gate structure 134-1 in the active region 102A and the group III-V patterned structure 134-2 in the isolation region 102B may be formed concurrently. In addition, by removing portions of the group III-V gate layer 133, the two-dimensional electron gas region 140 may be generated in the regions not covered by the group III-V gate structure 134-1 and the group III-V patterned structure 134-2.

FIG. 6 is a cross-sectional view of a semiconductor device after a passivation layer is deposited in accordance with one embodiment of the present disclosure. After the process shown in FIG. 5, the passivation layer 138 may then be deposited comprehensively such that the passivation layer 138 may cover both the group III-V gate structure 134-1 and the group III-V patterned structure 134-2, and also fill up the spacing between the group III-V gate structure 134-1 and the group III-V patterned structure 134-2. The composition of the passivation layer 138 includes, but not limited to, aluminum nitride, aluminum oxide or silicon nitride, which may be used to eliminate or reduce surface defects on the surface of the group III-V barrier layer 126. Therefore, the electron mobility in the 2-DEG region 140 may be increased.

FIG. 7 is a cross-sectional view of a semiconductor device after contact holes are formed in a passivation layer in accordance with one embodiment of the present disclosure. After the process shown in FIG. 6, appropriate photolithographic and etching processes may then be carried out to form contact holes 144 in the passivation layer 138. In accordance with one embodiment of the present disclosure, the contact holes 144 are formed only in the active region 102A and are not in the isolation region 102B. In addition, some of the contact holes 144 may penetrate not only the passivation layer 138 but also the etch mask layer 136 and the etch stop layer 128. Thus, portions of the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 may be exposed from the bottoms of the contact holes 144.

FIG. 8 is a cross-sectional view of a semiconductor device after conductive structures are formed in contact holes in accordance with one embodiment of the present disclosure. After the process shown in FIG. 7, suitable deposition and etching processes may be carried out to form conductive structures filling the contact holes 144. The conductive structures may be source/drain electrodes 110 and 112 and gate electrode 114. The composition of the conductive structures may include titanium, aluminum or doped polysilicon, but not limited thereto. The source/drain electrodes 110 and the source/drain electrodes 112 may be respectively electrically coupled to the source/drain region 104 in the active region 102A, while the gate electrode 114 may be electrically coupled to the group III-V gate structure 134-1. In accordance with one embodiment of the present disclosure, the source/drain electrodes 110, the source/drain electrodes 112, and the gate electrodes 114 are disposed only in the active region 102A and are not in the isolation region 102B. In other words, the source/drain electrodes 110, the source/drain electrodes 112, and the gate electrodes 114 may be spaced apart from the group III-V patterned structure 134-2.

Still referring to FIG. 8, suitable deposition and etching processes may then be carried out to form several conductive interconnections 150 on the surface of the passivation layer 138. The interconnections 150 may be electrically coupled to the underlying source/drain electrodes 110, source/drain electrodes 112, and gate electrodes 114. Since the total thickness of the group III-V gate structure 134-1 and the above etch stop layer 136 (also the total thickness of the group III-V patterned structure 134-2 and the above etch stop layer 136) is not more than 150 nm, the passivation layer 138 in the active region 102A and the isolation region 102B may have a flat top surface such that the interconnections 150 formed over the passivation layer 138 may be continuously distributed without breakage. In addition, another interlayer dielectric or etch stop layer may be disposed between the passivation layer 138 and the interconnections 150, but not limited thereto.

According to the present disclosure, the semiconductor device 10 may include at least two enhancement mode high electron mobility transistors respectively disposed in the active regions 102A, and the two adjacent enhancement mode high electron mobility transistors may have a common isolation region 102B. Since the group III-V gate structure 134-1 and the group III-V patterned structure 134-2 in the in the active region 102A and the isolation region 102B respectively may be concurrently formed through the same photolithographic and etching process, the processes for fabricating the semiconductor device may be simplified. In other words, in accordance with one embodiment of the present invention, the active region 102A and the isolation region 102B may be defined by using the same reticle without using another reticle to define a mesa region. In addition, the depth of the isolation region 102B between the two adjacent high electron mobility transistors 100-1 and 100-2 may not be too deep, such as less than 150 nm, so that the interconnections 150 in the isolation region 102B may have a better flatness.

FIG. 9 is a flow chart of a method of fabricating a semiconductor device according to one embodiment of the present disclosure. According to one embodiment of the present disclosure, a method 200 of fabricating a high electron mobility transistor may include the steps of: step 202: providing a substrate having a group III-V body layer, a group III-V barrier layer, and a group III-V gate layer thereon; step 204: patterning the group III-V gate layer to form a group III-V gate structure in the active region and a group III-V patterned structure in the isolation region; and step 206: deposition a passivation layer on the group III-V gate structure and the group III-V patterned structure.

FIG. 10 is a top plan view of an enhancement mode high electron mobility transistor in accordance with one embodiment of the present disclosure. The semiconductor device 10 shown in FIG. 10 is substantially similar to the semiconductor device 10 shown in FIG. 1, but the difference between the two is mainly in the design layout of the source/drain regions 104 and 106 and the gate region 108. Specifically, the semiconductor device 10 shown in FIG. 10 includes at least one high electron mobility transistor 100-1, and the source/drain region 104 is disposed in the middle region. The layout of the semiconductor device 10 may be a circular layout so that both the gate region 108 and the source/drain regions 106 may surround the source/drain region 104 in turn. Thus, current may flow between the source/drain region 104 and the source/drain region 106 by biasing the gate region 108. In addition, the conductive electrodes, such as the source/drain electrodes 110 and 112 and the gate electrodes 114, may be disposed on the surfaces of the source/drain regions 104 and 106 and the gate region 108, respectively. The area of the source/drain electrode 110 may be smaller than the area of the source/drain region 104, and the source/drain electrode 110 may be electrically coupled to the interconnection 150-1. The source/drain electrode 112 may have an area that is less than the area of the source/drain region 106 and may be electrically coupled to the interconnection 150-2. The gate electrode 114 may surround the source/drain region 104, and the gate electrode 114 may have an area smaller than the area of the gate region 108 and may be electrically coupled to the interconnection 150-3.

FIG. 11 is a top plan view of an enhancement mode high electron mobility transistor in accordance with one embodiment of the present disclosure. The semiconductor device 10 shown in FIG. 11 is substantially similar to the semiconductor device 10 shown in FIG. 10, but the difference between the two is mainly in the design layout of the source/drain regions 104 and 106 and the gate region 108. Specifically, the source/drain region 104 of the semiconductor device 10 shown in FIG. 11 is disposed in the center region. The layout of the semiconductor device 10 may be a rectangular layout so that both the gate region 108 and source/drain regions 106 may surround the source/drain region 104 in turn. Besides, the gate region 108 and source/drain regions 106 may also have rectangular layouts. The semiconductor device 10 shown in FIG. 11 may also have the conductive electrodes and interconnections, and the configuration thereof is substantially similar to the configuration shown in FIG. 10, the description of which is omitted for the sake of brevity.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims. 

What is claimed is:
 1. A method of fabricating a semiconductor device comprising an active region and an isolation region, wherein the method comprises: providing a substrate having a group III-V body layer, a group III-V barrier layer, and a group III-V gate layer thereon; and patterning the group III-V gate layer to form a group III-V gate structure in the active region and a group III-V patterned structure in the isolation region.
 2. The method of fabricating the semiconductor device according to claim 1, wherein the group III-V gate structure and the group III-V patterned structure are formed concurrently.
 3. The method of fabricating the semiconductor device according to claim 1, further comprising: forming a patterned etch mask layer on the group III-V gate layer; and etching the group III-V gate layer by using the patterned etch mask layer as an etch mask.
 4. The method of fabricating the semiconductor device according to claim 3, further comprising depositing a passivation layer on the group III-V gate structure and the group III-V patterned structure.
 5. The method of fabricating the semiconductor device according to claim 4, wherein a composition of the passivation layer comprises aluminum nitride, aluminum oxide or silicon nitride.
 6. The method of fabricating the semiconductor device according to claim 4, wherein the etch mask layer is disposed between the passivation layer and the group III-V patterned structure.
 7. The method of fabricating the semiconductor device according to claim 4, further comprising forming a gate electrode and at least two source/drain electrodes penetrating the passivation layer respectively, wherein the electrodes are spaced apart from the group III-V patterned structure.
 8. The method of fabricating the semiconductor device according to claim 1, wherein a bottom surface of the group III-V gate structure is aligned with a bottom surface of the group III-V patterned structure.
 9. The method of fabricating the semiconductor device according to claim 1, wherein s composition of the group III-V gate structure and a composition of the group III-V patterned structure are p-type GaN or p-type AlGaN.
 10. The method of fabricating the semiconductor device according to claim 1, wherein an etch stop layer is disposed on the substrate, and the etch stop layer is disposed between the group III-V barrier layer and the group III-V gate layer.
 11. A method of fabricating a semiconductor device comprising an active region and an isolation region, wherein the method comprises: providing a substrate having a group III-V body layer, a group III-V barrier layer, and a group III-V gate layer thereon; patterning the group III-V gate layer to form a group III-V gate structure in the active region and a group III-V patterned structure in the isolation region; and forming a gate electrode on the group III-V gate structure, wherein a top surface of the gate electrode is higher than a top surface of the group III-V patterned structure. 